Sciweavers

12333 search results - page 2060 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
DATE
2007
IEEE
113views Hardware» more  DATE 2007»
16 years 1 months ago
Congestion-controlled best-effort communication for networks-on-chip
Abstract. Congestion has negative effects on network performance. In this paper, a novel congestion control strategy is presented for Networks-on-Chip (NoC). For this purpose we in...
Jan Willem van den Brand, Calin Ciordas, Kees Goos...
DATE
2007
IEEE
154views Hardware» more  DATE 2007»
16 years 1 months ago
Soft error rate analysis for sequential circuits
Due to reduction in device feature size and supply voltage, the sensitivity to radiation induced transient faults (soft errors) of digital systems increases dramatically. Intensiv...
Natasa Miskov-Zivanov, Diana Marculescu
ACSD
2005
IEEE
71views Hardware» more  ACSD 2005»
16 years 8 days ago
Two-Phase Distributed Observation Problems
We introduce and study problems of distributed observation with bounded or unbounded memory. We are given a system modeled as a finite-word language L over some finite alphabet ...
Stavros Tripakis
ICCAD
2005
IEEE
106views Hardware» more  ICCAD 2005»
16 years 8 days ago
Fast balanced stochastic truncation via a quadratic extension of the alternating direction implicit iteration
— Balanced truncation (BT) model order reduction (MOR) is known for its superior accuracy and computable error bounds. Balanced stochastic truncation (BST) is a particular BT pro...
Ngai Wong, Venkataramanan Balakrishnan
ASYNC
1998
IEEE
110views Hardware» more  ASYNC 1998»
15 years 11 months ago
Analyzing Specifications for Delay-Insensitive Circuits
We present the XDI Model for specifying delay-insensitive circuits, that is, reactive systems that correctly exchange signals with their environment in spite of unknown delays inc...
Tom Verhoeff
« Prev « First page 2060 / 2467 Last » Next »