Sciweavers

12333 search results - page 2123 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
ISCA
2009
IEEE
137views Hardware» more  ISCA 2009»
16 years 25 days ago
A case for an interleaving constrained shared-memory multi-processor
Shared-memory multi-threaded programming is inherently more difficult than single-threaded programming. The main source of complexity is that, the threads of an application can in...
Jie Yu, Satish Narayanasamy
CGO
2005
IEEE
15 years 11 months ago
Effective Adaptive Computing Environment Management via Dynamic Optimization
To minimize the surging power consumption of microprocessors, adaptive computing environments (ACEs) where microarchitectural resources can be dynamically tuned to match a program...
Shiwen Hu, Madhavi Gopal Valluri, Lizy Kurian John
ICRA
2005
IEEE
184views Robotics» more  ICRA 2005»
15 years 11 months ago
3D Virtual Prototyping of Home Service Robots Using ASADAL/OBJ
– Typical robot development requires that hardware be mostly functional before significant software development begins. Utilizing virtual prototype of hardware and its environmen...
Kyo Chul Kang, Moonzoo Kim, Jaejoon Lee, Byungkil ...
MSS
2003
IEEE
98views Hardware» more  MSS 2003»
15 years 11 months ago
A Performance Analysis of the iSCSI Protocol
Fibre channel has long dominated the realm of storage area networks (SAN’s). However, with increased development and refining, iSCSI is fast becoming an equal contender, which ...
Stephen Aiken, Dirk Grunwald, Andrew R. Pleszkun, ...
IWMM
2010
Springer
173views Hardware» more  IWMM 2010»
15 years 11 months ago
CETS: compiler enforced temporal safety for C
Temporal memory safety errors, such as dangling pointer dereferences and double frees, are a prevalent source of software bugs in unmanaged languages such as C. Existing schemes t...
Santosh Nagarakatte, Jianzhou Zhao, Milo M. K. Mar...
« Prev « First page 2123 / 2467 Last » Next »