12333 search results - page 2159 / 2467 » System Level Modelling for Hardware Software Systems |
135
Voted
CASES
2001
ACM
15 years 8 months ago
2001
ACM
In an embedded system, it is common to have several memory areas with different properties, such as access time and size. An access to a specific memory area is usually restricted...
274
click to vote
TASE
2012
IEEE
14 years 16 days ago
2012
IEEE
— This paper presents new results on the formal design of distributed coordinating agents in a discrete-event framework. In this framework, agents are modeled to be individually ...
138
click to vote
ICCAD
2005
IEEE
16 years 1 months ago
2005
IEEE
— Variability in the chip design process has been relatively increasing with technology scaling to smaller dimensions. Using worst case analysis for circuit optimization severely...
142
click to vote
DSD
2003
IEEE
15 years 10 months ago
2003
IEEE
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
139
Voted
DATE
1999
IEEE
15 years 9 months ago
1999
IEEE
In this paper, we consider the problem of maximizing the battery life (or duration of service) in battery-powered CMOS circuits. We first show that the battery efficiency (or utili...