Sciweavers

12333 search results - page 2160 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
181
Voted
MICRO
1997
IEEE
141views Hardware» more  MICRO 1997»
15 years 9 months ago
Unroll-and-Jam Using Uniformly Generated Sets
Modern architectural trends in instruction-level parallelism (ILP) are to increase the computational power of microprocessors significantly. As a result, the demands on memory ha...
Steve Carr, Yiping Guan
ICIP
2003
IEEE
16 years 6 months ago
Real-time microfacet billboarding for free-viewpoint video rendering
We present a hardware-accelerated method for video-based rendering relying on an approximate model of scene geometry. Our goal is to render high-quality views of the scene from ar...
Bastian Goldlücke, Marcus A. Magnor
ICCD
2004
IEEE
96views Hardware» more  ICCD 2004»
16 years 1 months ago
Dynamic Address Compression Schemes: A Performance, Energy, and Cost Study
Dynamic address compression schemes that exploit address locality can help reduce both address bus energy and cost simultaneously with only a small performance penalty. In this wo...
Jiangjiang Liu, Krishnan Sundaresan, Nihar R. Maha...
ICCAD
2006
IEEE
129views Hardware» more  ICCAD 2006»
16 years 1 months ago
Energy budgeting for battery-powered sensors with a known task schedule
Battery-powered wireless sensors are severely constrained by the amount of the available energy. A method for computing the energy budget per sensing task can be a valuable design...
Daler N. Rakhmatov
ICCAD
2003
IEEE
124views Hardware» more  ICCAD 2003»
16 years 1 months ago
Gradual Relaxation Techniques with Applications to Behavioral Synthesis
Heuristics are widely used for solving computational intractable synthesis problems. However, until now, there has been limited effort to systematically develop heuristics that ca...
Zhiru Zhang, Yiping Fan, Miodrag Potkonjak, Jason ...
« Prev « First page 2160 / 2467 Last » Next »