Sciweavers

12333 search results - page 2162 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
ISCA
2010
IEEE
314views Hardware» more  ISCA 2010»
15 years 10 months ago
Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis
Power consumption has become a major constraint in the design of processors today. To optimize a processor for energyefficiency requires an examination of energy-performance trade...
Omid Azizi, Aqeel Mahesri, Benjamin C. Lee, Sanjay...
DATE
2000
IEEE
88views Hardware» more  DATE 2000»
15 years 9 months ago
Techniques for Reducing Read Latency of Core Bus Wrappers
Today’s system-on-a-chip designs consist of many cores. To enable cores to be easily integrated into different systems, many propose creating cores with their internal logic sep...
Roman L. Lysecky, Frank Vahid, Tony Givargis
ICCAD
2000
IEEE
132views Hardware» more  ICCAD 2000»
15 years 9 months ago
Frequency Domain Analysis of Switching Noise on Power Supply Network
In this paper, we propose an approach for the analysis of power supply noise in the frequency domain for power/ground (P/G) networks of tree topologies. We model the P/G network a...
Shiyou Zhao, Kaushik Roy, Cheng-Kok Koh
CAV
2000
Springer
97views Hardware» more  CAV 2000»
15 years 9 months ago
Detecting Errors Before Reaching Them
Abstract. Any formalmethodor tool is almostcertainlymoreoftenapplied in situationswheretheoutcomeis failure(acounterexample)rather than success (a correctness proof). We present a ...
Luca de Alfaro, Thomas A. Henzinger, Freddy Y. C. ...
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
15 years 9 months ago
A Language for Describing Predictors and Its Application to Automatic Synthesis
As processor architectures have increased their reliance on speculative execution to improve performance, the importance of accurate prediction of what to execute speculatively ha...
Joel S. Emer, Nicholas C. Gloy
« Prev « First page 2162 / 2467 Last » Next »