169 search results - page 22 / 34 » System level memory optimization for hardware-software co-de... |
128
Voted
IEEEINTERACT
2003
IEEE
15 years 8 months ago
2003
IEEE
This paper introduces a method for improving program run-time performance by gathering work in an application and executing it efficiently in an integrated thread. Our methods ext...
129
Voted
CODES
2005
IEEE
15 years 9 months ago
2005
IEEE
Biochips based on digital microfluidics offer a powerful platform for massively parallel biochemical analysis such as clinical diagnosis and DNA sequencing. Current full-custom de...
133
Voted
POPL
2000
ACM
15 years 8 months ago
2000
ACM
Distributed-memory programs are often written using a global address space: any process can name any memory location on any processor. Some languages completely hide the distincti...
129
click to vote
CASES
2001
ACM
15 years 7 months ago
2001
ACM
Increased systems level integration has meant the movement of many traditionally off chip components onto a single chip including a processor, instruction storage, data path, and ...
127
click to vote
CODES
2005
IEEE
15 years 9 months ago
2005
IEEE
This paper proposes a new efficient buffer management technique called shift buffering for automatic code synthesis from synchronous dataflow graphs (SDF). Two previous buffer man...