Sciweavers

897 search results - page 117 / 180
» System-Level Design for FPGAs
Sort
View
VLSID
2010
IEEE
190views VLSI» more  VLSID 2010»
15 years 2 months ago
Rethinking Threshold Voltage Assignment in 3D Multicore Designs
Due to the inherent nature of heat flow in 3D integrated circuits, stacked dies exhibit a wide range of thermal characteristics. The strong dependence of leakage with temperature...
Koushik Chakraborty, Sanghamitra Roy
DAC
1999
ACM
15 years 9 months ago
Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration
This paper presents a novel approach for synthesis of analog systems from behavioral VHDL-AMS specifications. We implemented this approach in the VASE behavioral-synthesis tool. ...
Alex Doboli, Adrián Núñez-Ald...
214
Voted
OSDI
2008
ACM
16 years 4 months ago
SR-IOV Networking in Xen: Architecture, Design and Implementation
SR-IOV capable network devices offer the benefits of direct I/O throughput and reduced CPU utilization while greatly increasing the scalability and sharing capabilities of the devi...
Yaozu Dong, Zhao Yu, Greg Rose
180
Voted
CODES
2011
IEEE
14 years 4 months ago
Design and architectures for dependable embedded systems
The paper presents an overview of a major research project on dependable embedded systems that has started in Fall 2010 and is running for a projected duration of six years. Aim i...
Jörg Henkel, Lars Bauer, Joachim Becker, Oliv...
DATE
2008
IEEE
119views Hardware» more  DATE 2008»
15 years 11 months ago
Guiding Circuit Level Fault-Tolerance Design with Statistical Methods
In the last decade, the focus of fault-tolerance methods has tended towards circuit level modifications, such as transistor resizing, and away from expensive system level redunda...
Drew C. Ness, David J. Lilja