Sciweavers

897 search results - page 120 / 180
» System-Level Design for FPGAs
Sort
View
DATE
2010
IEEE
166views Hardware» more  DATE 2010»
15 years 9 months ago
A special-purpose compiler for look-up table and code generation for function evaluation
Abstract—Elementary functions are extensively used in computer graphics, signal and image processing, and communication systems. This paper presents a special-purpose compiler th...
Yuanrui Zhang, Lanping Deng, Praveen Yedlapalli, S...
DATE
2010
IEEE
183views Hardware» more  DATE 2010»
15 years 9 months ago
Monolithically stackable hybrid FPGA
— The paper introduces novel field programmable gate array (FPGA) circuits based on hybrid CMOS/resistive switching device (memristor) technology and explores several logic archi...
Dmitri Strukov, Alan Mishchenko
117
Voted
FPL
2009
Springer
129views Hardware» more  FPL 2009»
15 years 9 months ago
Self-organizing multi-cue fusion for FPGA-based embedded imaging
Self-organization is a natural concept that helps complex systems to adapt themselves autonomically to their environment. In this paper, we present a self-organizing framework for...
Stefan Wildermann, Gregor Walla, Tobias Ziermann, ...
ICES
2001
Springer
78views Hardware» more  ICES 2001»
15 years 9 months ago
Embryonics: Artificial Cells Driven by Artificial DNA
Abstract. Embryonics is a long-term research project attempting to draw inspiration from the biological process of ontogeny, to implement novel digital computing machines endowed w...
Lucian Prodan, Gianluca Tempesti, Daniel Mange, An...
DFT
1999
IEEE
125views VLSI» more  DFT 1999»
15 years 9 months ago
Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures
The inherent redundancy and in-the-field reconfiguration capabilities of field programmable gate arrays (FPGAs) provide alternatives to integrated circuit redundancy-based fault r...
John Lach, William H. Mangione-Smith, Miodrag Potk...