Sciweavers

897 search results - page 123 / 180
» System-Level Design for FPGAs
Sort
View
TIM
2010
188views Education» more  TIM 2010»
14 years 11 months ago
An Effective Framework to Evaluate Dynamic Partial Reconfiguration in FPGA Systems
Abstract--The most popular representative devices of reconfigurable computing are the Field Programmable Gate Arrays (FPGAs). A promising feature of an FPGA is the ability to reuse...
Kyprianos Papadimitriou, Antonis Anyfantis, Aposto...
PIMRC
2008
IEEE
15 years 11 months ago
Combining MIMO and relaying gains for highly efficient wireless backhaul
— In this paper, the design of a highly efficient and flexibly deployable wireless backhaul is addressed as a promising alternative to the typical wired solutions. To this end, a...
Angeliki Alexiou, Kai Yu, Federico Boccardi
128
Voted
SC
2009
ACM
15 years 11 months ago
Bridging parallel and reconfigurable computing with multilevel PGAS and SHMEM+
Reconfigurable computing (RC) systems based on FPGAs are becoming an increasingly attractive solution to building parallel systems of the future. Applications targeting such syste...
Vikas Aggarwal, Alan D. George, K. Yalamanchili, C...
FPGA
2011
ACM
393views FPGA» more  FPGA 2011»
14 years 8 months ago
Comparing FPGA vs. custom cmos and the impact on processor microarchitecture
As soft processors are increasingly used in diverse applications, there is a need to evolve their microarchitectures in a way that suits the FPGA implementation substrate. This pa...
Henry Wong, Vaughn Betz, Jonathan Rose
MTV
2005
IEEE
128views Hardware» more  MTV 2005»
15 years 10 months ago
Automated Extraction of Structural Information from SystemC-based IP for Validation
The increasing complexity and size of system level design models introduces a difficult challenge for validating them. Hence, in most industries, design validation takes a large p...
David Berner, Hiren D. Patel, Deepak Mathaikutty, ...