897 search results - page 127 / 180 » System-Level Design for FPGAs |
127
click to vote
LCTRTS
2009
Springer
15 years 11 months ago
2009
Springer
The fine-grained parallelism inherent in FPGAs has encouraged their use in packet processing systems. Debugging and performance evaluation of such complex designs can be signifi...
143
click to vote
FPGA
2004
ACM
15 years 10 months ago
2004
ACM
Unlike its predecessors, MPEG-7 standardizes multimedia metadata description. By providing robust descriptors and an effective system for storing them, MPEG-7 is designed to provi...
144
click to vote
FPL
2004
Springer
15 years 10 months ago
2004
Springer
Abstract. Layout tools for FPGAs can typically be run in two different modes: non-timing-driven and timing-driven. Non-timing-driven mode produces a solution quickly, without consi...
148
click to vote
ISLPED
2003
ACM
15 years 9 months ago
2003
ACM
This paper addresses two aspects of low-power design for FPGA circuits. First, we present an RT-level power estimator for FPGAs with consideration of wire length. The power estima...
129
Voted
FPGA
2006
ACM
15 years 8 months ago
2006
ACM
Embedded memory blocks are important resources in contemporary FPGA devices. When targeting FPGAs, application designers often specify high-level memory functions which exhibit a ...