Sciweavers

897 search results - page 135 / 180
» System-Level Design for FPGAs
Sort
View
151
Voted
FPGA
2008
ACM
146views FPGA» more  FPGA 2008»
15 years 6 months ago
FPGA-optimised high-quality uniform random number generators
This paper introduces a method of constructing random number generators from four of the basic primitives provided by FPGAs: Flip-Flips, Lookup-Tables, Shift Registers, and RAMs. ...
David B. Thomas, Wayne Luk
ERSA
2009
149views Hardware» more  ERSA 2009»
15 years 2 months ago
Hardware-Optimized Ziggurat Algorithm for High-Speed Gaussian Random Number Generators
Many scientific and engineering applications, which are increasingly being ported from software to reconfigurable platforms, require Gaussian-distributed random numbers. Thus, the...
Hassan Edrees, Brian Cheung, McCullen Sandora, Dav...
ESEM
2010
ACM
15 years 4 months ago
Object oriented design pattern decay: a taxonomy
Software designs decay over time. While most studies focus on decay at the system level, this research studies design decay on well understood micro architectures, design patterns...
Travis Schanz, Clemente Izurieta
CODES
2006
IEEE
15 years 10 months ago
Generic netlist representation for system and PE level design exploration
Designer productivity and design predictability are vital factors for successful embedded system design. Shrinking time-to-market and increasing complexity of these systems requir...
Bita Gorjiara, Mehrdad Reshadi, Pramod Chandraiah,...
ECOOPW
1998
Springer
15 years 8 months ago
Mapping Business Processes to Software Design Artifacts
This paper explains the structure of a project repository, which enables you to trace business processes and business rules to the architecture and design of the software system. T...
Pavel Hruby