Sciweavers

897 search results - page 138 / 180
» System-Level Design for FPGAs
Sort
View
146
Voted
DAC
2004
ACM
16 years 5 months ago
Heterogeneous MP-SoC: the solution to energy-efficient signal processing
To meet conflicting flexibility, performance and cost constraints of demanding signal processing applications, future designs in this domain will contain an increasing number of a...
Tim Kogel, Heinrich Meyr
FDL
2007
IEEE
15 years 11 months ago
An Integrated SystemC Debugging Environment
Since its first release the system level language SystemC had a significant impact on various areas in VLSI-CAD. One remarkable benefit of SystemC lies in the of abstraction le...
Frank Rogin, Christian Genz, Rolf Drechsler, Steff...
ICCAD
2000
IEEE
100views Hardware» more  ICCAD 2000»
15 years 9 months ago
Automated Data Dependency Size Estimation with a Partially Fixed Execution Ordering
For data dominated applications, the system level design trajectory should first focus on finding a good data transfer and storage solution. Since no realization details are avail...
Per Gunnar Kjeldsberg, Francky Catthoor, Einar J. ...
139
Voted
ISLPED
1996
ACM
101views Hardware» more  ISLPED 1996»
15 years 8 months ago
High-level power estimation
The growing demand for portable electronic devices has led to an increased emphasis on power consumption within the semiconductor industry. As a result, designers are now encourag...
Paul E. Landman
122
Voted
ANSOFT
1999
74views more  ANSOFT 1999»
15 years 4 months ago
On Coping with Real-Time Software Dynamic Inconsistency by Built-in Tests
In real-time systems, dynamic inconsistencies of software are hardly detected, diagnosed and handled. A built-in test (BIT) method is developed to cope with software dynamic incon...
Yingxu Wang, Graham King, Dilip Patel, Shushma Pat...