897 search results - page 145 / 180 » System-Level Design for FPGAs |
148
click to vote
ENTCS
2008
15 years 4 months ago
2008
Emerging architectures such as partially reconfigurable FPGAs provide a huge potential for adaptivity in the area of embedded systems. Since many system functions are only execute...
126
click to vote
VLSID
2008
IEEE
16 years 4 months ago
2008
IEEE
With increasing adoption of Electronic System Level (ESL) tools, effective design and validation time has reduced to a considerable extent. Cosimulation is found to be a principal...
179
click to vote
CODES
2004
IEEE
15 years 8 months ago
2004
IEEE
There is a growing need for accurate power models at the system level. Memory structures such as caches, Branch Target Buffers (BTBs), and register files occupy significant area i...
140
click to vote
DAC
2000
ACM
16 years 5 months ago
2000
ACM
In this paper, we study the incremental t echnology mapping problem for lookup-table (LUT) based Field Programmable Gate Arrays (FPGAs) under incremental changes. Given a gate-lev...
137
Voted
CHES
2009
Springer
16 years 5 months ago
2009
Springer
Abstract. The general trend in semiconductor industry to separate design from fabrication leads to potential threats from untrusted integrated circuit foundries. In particular, mal...