Sciweavers

897 search results - page 153 / 180
» System-Level Design for FPGAs
Sort
View
ICCD
2002
IEEE
113views Hardware» more  ICCD 2002»
15 years 10 months ago
System-Architectures for Sensor Networks Issues, Alternatives, and Directions
Our goal is to identify the key architectural and design issues related to Sensor Networks (SNs), evaluate the proposed solutions, and to outline the most challenging research dir...
Jessica Feng, Farinaz Koushanfar, Miodrag Potkonja...
DATE
2005
IEEE
164views Hardware» more  DATE 2005»
15 years 7 months ago
Automated Synthesis of Assertion Monitors using Visual Specifications
Automated synthesis of monitors from high-level properties plays a significant role in assertion-based verification. We present here a methodology to synthesize assertion monitors...
Ambar A. Gadkari, S. Ramesh
SC
2005
ACM
15 years 7 months ago
Transparent, Incremental Checkpointing at Kernel Level: a Foundation for Fault Tolerance for Parallel Computers
We describe the software architecture, technical features, and performance of TICK (Transparent Incremental Checkpointer at Kernel level), a system-level checkpointer implemented ...
Roberto Gioiosa, José Carlos Sancho, Song J...
DATE
2010
IEEE
201views Hardware» more  DATE 2010»
15 years 6 months ago
COTS-based applications in space avionics
—The use of commercial electronic components is increasingly attractive for the space domain. This paper discusses the current degree of use of these components in space avionics...
Michel Pignol
VLSID
1999
IEEE
102views VLSI» more  VLSID 1999»
15 years 6 months ago
A Low-Power Wireless Camera System
This paper describes the system design of a lowpower wireless camera. A system level approach is used to reduce energy dissipation and maximize battery lifetime. System properties...
Anantha Chandrakasan, Abram P. Dancy, James Goodma...