Sciweavers

897 search results - page 154 / 180
» System-Level Design for FPGAs
Sort
View
DAC
1997
ACM
15 years 6 months ago
A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders
A methodology for architecture exploration of look-up table based decoders is presented. For the degree of parallel processing a trade-off can be made by exploring system level an...
Claus Schneider
GECCO
2010
Springer
180views Optimization» more  GECCO 2010»
15 years 3 months ago
Coevolution of heterogeneous multi-robot teams
Evolving multiple robots so that each robot acting independently can contribute to the maximization of a system level objective presents significant scientific challenges. For e...
Matt Knudson, Kagan Tumer
ASPDAC
2005
ACM
101views Hardware» more  ASPDAC 2005»
15 years 3 months ago
A clustering technique to optimize hardware/software synchronization
— In this paper we present a scheme for reducing the amount of synchronization overhead needed between components, after HW/SW partitioning, to preserve the original control flo...
Junyu Peng, Samar Abdi, Daniel Gajski
FPL
2008
Springer
91views Hardware» more  FPL 2008»
15 years 3 months ago
Power efficient DSP datapath configuration methodology for FPGA
Exploiting the underutilisation of variable-length DSP algorithms during normal operation is vital, when seeking to maximise the achievable functionality of an application within ...
Stephen McKeown, Roger Woods, John McAllister
85
Voted
APVIS
2007
15 years 3 months ago
Visualization of sanitized email logs for spam analysis
Email has become an integral method of communication. However, it is still plagued by vast amounts of spam. Many statistical techniques, such as Bayesian filtering, have been app...
Chris Muelder, Kwan-Liu Ma