897 search results - page 157 / 180 » System-Level Design for FPGAs |
113
click to vote
DAC
2003
ACM
15 years 7 months ago
2003
ACM
This paper presents an analytical framework for the implementation of digital infinite impulse response filters in fixed-point hardware on field programmable gate arrays. This ana...
133
click to vote
EH
1999
IEEE
15 years 6 months ago
1999
IEEE
We address the fundamental issue of fully automated design (FAD) and construction of inexpensive robots and their controllers. Rather than seek an intelligent general purpose robo...
101
click to vote
DAC
2004
ACM
16 years 2 months ago
2004
ACM
The increasing complexity of today's mixed-signal integrated circuits necessitates both top-down and bottom-up system-level verification. Time-domain state-space modeling and...
125
click to vote
BMCBI
2006
15 years 1 months ago
2006
Background: Many attempts are being made to understand biological subjects at a systems level. A major resource for these approaches are biological databases, storing manifold inf...
102
click to vote
ICCD
2006
IEEE
15 years 10 months ago
2006
IEEE
— As the geometries of the transistors reach the physical limits of operation, one of the main design challenges of Systems-on-Chips (SoCs) will be to provide dynamic (run-time) ...