Sciweavers

897 search results - page 23 / 180
» System-Level Design for FPGAs
Sort
View
GLOBECOM
2009
IEEE
15 years 7 months ago
System-Level Performance Evaluation of Multi-Cell Transparent Mode Relay 802.16j Systems
— In this paper, the system capacity of a multi-cell IEEE 802.16j system operating in transparent mode is investigated. A previous published analytical model is used and incorpor...
Vasken Genc, Seán Murphy, John Murphy, Abde...
144
Voted
HPCA
2008
IEEE
16 years 28 days ago
System level analysis of fast, per-core DVFS using on-chip switching regulators
Portable, embedded systems place ever-increasing demands on high-performance, low-power microprocessor design. Dynamic voltage and frequency scaling (DVFS) is a well-known techniq...
Wonyoung Kim, Meeta Sharma Gupta, Gu-Yeon Wei, Dav...
101
Voted
DATE
2005
IEEE
119views Hardware» more  DATE 2005»
15 years 6 months ago
Functional Validation of System Level Static Scheduling
Increase in system level modeling has given rise to a need for efficient functional validation of models above cycle accurate level. This paper presents a technique for comparing...
Samar Abdi, Daniel D. Gajski
200
Voted

Publication
453views
16 years 11 months ago
System Level Modeling of IEEE 802.16e Mobile WiMAX Networks: Key Issues
WiMAX has attracted a lot of attention recently in the telecommunication community including researchers, product developers and service providers. Numerous papers have been publis...
Raj Jain, Chakchai So-In, and Abdel-Karim Al Tamim...
91
Voted
ASPDAC
2007
ACM
81views Hardware» more  ASPDAC 2007»
15 years 4 months ago
LEAF: A System Level Leakage-Aware Floorplanner for SoCs
Abstract-- Process scaling and higher leakage power have resulted in increased power densities and elevated die temperatures. Due to the interdependence of temperature and leakage ...
Aseem Gupta, Nikil D. Dutt, Fadi J. Kurdahi, Kamal...