897 search results - page 38 / 180 » System-Level Design for FPGAs |
119
Voted
DAC
2004
ACM
16 years 4 months ago
2004
ACM
We present novel and efficient methods for on-line testing in FPGAs. The testing approach uses a ROving TEster (ROTE), which has provable diagnosabilities and is also faster than ...
77
Voted
DAC
2004
ACM
16 years 4 months ago
2004
ACM
140
click to vote
ARC
2010
Springer
15 years 4 months ago
2010
Springer
Using FPGAs to accelerate High Performance Computing (HPC) applications is attractive, but has a huge associated cost: the time spent, not for developing efficient FPGA code but fo...
120
click to vote
FPGA
2003
ACM
15 years 9 months ago
2003
ACM
This paper proposes a new high-level technique for designing fault tolerant systems in SRAM-based FPGAs, without modifications in the FPGA architecture. Traditionally, TMR has bee...
134
click to vote
SAMOS
2005
Springer
15 years 9 months ago
2005
Springer
This paper presents a new tool for the automatic generation of highly parallelized Finite Impulse Response (FIR) filters. In this approach we follow our PARO design methodology. P...