Sciweavers

897 search results - page 42 / 180
» System-Level Design for FPGAs
Sort
View
ICCAD
2004
IEEE
95views Hardware» more  ICCAD 2004»
15 years 9 months ago
Low-power programmable routing circuitry for FPGAs
We propose two new FPGA routing switch designs that are programmable to operate in three different modes: highspeed, low-power or sleep. High-speed mode provides similar power an...
Jason Helge Anderson, Farid N. Najm
104
Voted
FPGA
2000
ACM
120views FPGA» more  FPGA 2000»
15 years 4 months ago
A novel high throughput reconfigurable FPGA architecture
With increased logic density due to the shift towards Deep Submicron technologies (DSM), FPGAs have become a viable option for implementing large designs. However, most commercial...
Amit Singh, Luca Macchiarulo, Arindam Mukherjee, M...
186
Voted
FPGA
2011
ACM
330views FPGA» more  FPGA 2011»
14 years 4 months ago
CoRAM: an in-fabric memory architecture for FPGA-based computing
FPGAs have been used in many applications to achieve orders-of-magnitude improvement in absolute performance and energy efficiency relative to conventional microprocessors. Despit...
Eric S. Chung, James C. Hoe, Ken Mai
67
Voted
DAC
2007
ACM
16 years 1 months ago
DDBDD: Delay-Driven BDD Synthesis for FPGAs
Lei Cheng, Deming Chen, Martin D. F. Wong
DAC
2002
ACM
16 years 1 months ago
Using embedded FPGAs for SoC yield improvement
Miron Abramovici, Charles E. Stroud, Marty Emmert