897 search results - page 46 / 180 » System-Level Design for FPGAs |
151
click to vote
FPGA
2010
ACM
15 years 7 months ago
2010
ACM
Multi-ported memories are challenging to implement with FPGAs since the provided block RAMs typically have only two ports. We present a thorough exploration of the design space of...
126
click to vote
DATE
2009
IEEE
15 years 10 months ago
2009
IEEE
Reconfigurable Architectures are good candidates for application accelerators that cannot be set in stone at production time. FPGAs however, often suffer from the area and perfor...
120
click to vote
FPGA
2007
ACM
15 years 10 months ago
2007
ACM
Variations in the semiconductor fabrication process results in variability in parameters between transistors on the same die, a problem exacerbated by lithographic scaling. The re...
133
click to vote
ISCAS
2006
IEEE
15 years 9 months ago
2006
IEEE
– Increasing logic densities and clock frequencies on FPGAs lead to rapid increase in power density, which translates to higher on-chip temperature. In this paper, we investigate...
213
click to vote
VLSISP
2011
14 years 10 months ago
2011
Machine-learning algorithms are employed in a wide variety of applications to extract useful information from data sets, and many are known to suffer from superlinear increases in ...