897 search results - page 67 / 180 » System-Level Design for FPGAs |
132
click to vote
ICCD
2001
IEEE
16 years 1 months ago
2001
IEEE
In this paper, we present a high-level power modeling technique to estimate the power consumption of reconfigurable devices such as complex programmable logic devices (CPLDs) and ...
121
click to vote
DATE
2009
IEEE
15 years 11 months ago
2009
IEEE
—Flash-based FPGAs are increasingly demanded in safety critical fields, in particular space and avionic ones, due to their non-volatile configuration memory. Although they are al...
118
click to vote
AHS
2006
IEEE
15 years 10 months ago
2006
IEEE
Traditional approaches to evolvable hardware (EHW), in which the field programmable gate array (FPGA) configuration is directly encoded, have not scaled well with increasing cir...
152
click to vote
GLVLSI
2005
IEEE
15 years 10 months ago
2005
IEEE
We develop a novel on-line built-in self-test (BIST) technique for testing FPGAs that has a very high diagnosability even in presence of clustered faults, a fault pattern for whic...
118
click to vote
FPL
2005
Springer
15 years 9 months ago
2005
Springer
Modern heterogeneous FPGAs contain “hard” specificpurpose structures such as blocks of memory and multipliers in addition to the completely flexible “soft” programmable ...