Sciweavers

897 search results - page 84 / 180
» System-Level Design for FPGAs
Sort
View
FPL
1998
Springer
82views Hardware» more  FPL 1998»
15 years 8 months ago
Pebble: A Language for Parametrised and Reconfigurable Hardware Design
Abstract. Pebble is a simple language designed to improve the productivity and effectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-le...
Wayne Luk, Steve McKeever
ERSA
2006
282views Hardware» more  ERSA 2006»
15 years 5 months ago
SyCERS: a SystemC Design Exploration Framework for SoC Reconfigurable Architecture
Reconfigurable devices, such as FPGAs, introduce into the design workflow of embedded systems a new degree of freedom: the designer can have the system autonomously modify the fun...
Carlo Amicucci, Fabrizio Ferrandi, Marco D. Santam...
DATE
2000
IEEE
116views Hardware» more  DATE 2000»
15 years 8 months ago
An Object Oriented Design Method for Reconfigurable Computing Systems
We present a novel method for developing reconfigurable systems targeted at embedded system applications. We show how an existing object oriented design method (MOOSE) has been ad...
Martyn Edwards, Peter Green
DATE
2010
IEEE
134views Hardware» more  DATE 2010»
15 years 3 months ago
Combining optimizations in automated low power design
—Starting from sequential programs, we present an approach combining data reuse, multi-level MapReduce, and pipelining to automatically find the most power-efficient designs th...
Qiang Liu, Tim Todman, Wayne Luk
ARC
2006
Springer
201views Hardware» more  ARC 2006»
15 years 8 months ago
Dynamic Partial Reconfigurable FIR Filter Design
Abstract. This paper presents a novel partially reconfigurable FIR filter design that employs dynamic partial reconfiguration. Our scope is to implement a low-power, area-efficient...
Yeong-Jae Oh, Hanho Lee, Chong Ho Lee