Sciweavers

897 search results - page 85 / 180
» System-Level Design for FPGAs
Sort
View
ASPDAC
2010
ACM
163views Hardware» more  ASPDAC 2010»
15 years 2 months ago
A PUF design for secure FPGA-based embedded systems
The concept of having an integrated circuit (IC) generate its own unique digital signature has broad application in areas such as embedded systems security, and IP/IC counterpiracy...
Jason Helge Anderson
ICASSP
2011
IEEE
14 years 8 months ago
Adjustable bandwidth filter design with generalized farrow structure
Digital filters with adjustable bandwidth(s) are generally desirable in many applications like audio processing and telecommunication. This paper proposes a generalized Farrow st...
Chenchi Luo, James H. McClellan
FPL
2001
Springer
136views Hardware» more  FPL 2001»
15 years 9 months ago
Building Asynchronous Circuits with JBits
Asynchronous logic design has been around for decades. However, only recently has it gained any commercial success. Research has focused on a wide variety of uses, from microproces...
Eric Keller
ISQED
2006
IEEE
118views Hardware» more  ISQED 2006»
15 years 10 months ago
Design of a Single Event Upset (SEU) Mitigation Technique for Programmable Devices
This paper presents a unique SEU (single Event Upset) mitigation technique based upon Temporal Data Sampling for synchronous circuits and configuration bit storage for programmabl...
Sajid Baloch, Tughrul Arslan, Adrian Stoica
FCCM
2005
IEEE
123views VLSI» more  FCCM 2005»
15 years 10 months ago
A Novel 2D Filter Design Methodology for Heterogeneous Devices
In many image processing applications, fast convolution of an image with a large 2D filter is required. Field Programable Gate Arrays (FPGAs) are often used to achieve this goal ...
Christos-Savvas Bouganis, George A. Constantinides...