Sciweavers

217 search results - page 12 / 44
» System-Level Modeling and Verification: a Comprehensive Desi...
Sort
View
90
Voted
DAC
1997
ACM
15 years 1 months ago
A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders
A methodology for architecture exploration of look-up table based decoders is presented. For the degree of parallel processing a trade-off can be made by exploring system level an...
Claus Schneider
CAISE
2010
Springer
14 years 10 months ago
Design and Verification of Instantiable Compliance Rule Graphs in Process-Aware Information Systems
For enterprises it has become crucial to check compliance of their business processes with certain rules such as medical guidelines or financial regulations. When automating compli...
Linh Thao Ly, Stefanie Rinderle-Ma, Peter Dadam
102
Voted
FDL
2004
IEEE
15 years 1 months ago
A Formal Verification Approach for IP-based Designs
This paper proposes a formal verification methodology which is smoothly integrated with component-based system-level design, using a divide and conquer approach. The methodology a...
Daniel Karlsson, Petru Eles, Zebo Peng
94
Voted
WISE
2008
Springer
15 years 3 months ago
Requirements for Rich Internet Application Design Methodologies
Rich Internet Applications (RIAs) are quickly becoming the de facto standard for interactive web applications on the Internet, featuring rich interfaces that increase user usabilit...
Jevon M. Wright, Jens Dietrich
CORR
2007
Springer
127views Education» more  CORR 2007»
14 years 9 months ago
Common Reusable Verification Environment for BCA and RTL Models
This paper deals with a common verification methodology and environment for SystemC BCA and RTL models. The aim is to save effort by avoiding the same work done twice by different...
Giuseppe Falconeri, Walid Naifer, Nizar Romdhane