Sciweavers

217 search results - page 22 / 44
» System-Level Modeling and Verification: a Comprehensive Desi...
Sort
View
RE
2010
Springer
14 years 7 months ago
A UML-based static verification framework for security
Secure software engineering is a new research area that has been proposed to address security issues during the development of software systems. This new area of research advocates...
Igor Siveroni, Andrea Zisman, George Spanoudakis
92
Voted
ICSE
2008
IEEE-ACM
16 years 1 months ago
Detecting model inconsistency through operation-based model construction
Nowadays, large-scale industrial software systems may involve hundreds of developers working on hundreds of different but related models representing parts of the same system spec...
Xavier Blanc, Isabelle Mounier, Alix Mougenot, Tom...
CASE
2011
102views more  CASE 2011»
14 years 12 days ago
Towards an automated verification process for industrial safety applications
— Legacy systems that do not conform to the norms and regulations imposed by recent safety standards have to be upgraded to meet safety requirements. In this paper, we describe a...
Kleanthis Thramboulidis, Doaa Soliman, Georg Frey
88
Voted
DATE
2006
IEEE
101views Hardware» more  DATE 2006»
15 years 6 months ago
Design with race-free hardware semantics
Most hardware description languages do not enforce determinacy, meaning that they may yield races. Race conditions pose a problem for the implementation, verification, and validat...
Patrick Schaumont, Sandeep K. Shukla, Ingrid Verba...
116
Voted
DAC
2003
ACM
16 years 1 months ago
Death, taxes and failing chips
In the way they cope with variability, present-day methodologies are onerous, pessimistic and risky, all at the same time! Dealing with variability is an increasingly important as...
Chandu Visweswariah