217 search results - page 26 / 44 » System-Level Modeling and Verification: a Comprehensive Desi... |
113
click to vote
CODES
2007
IEEE
15 years 4 months ago
2007
IEEE
Today's MPSoC synthesis and exploration design flows start abstract input specification model captured in a system level design language. Usually this model is created from a...
MICRO
2008
IEEE
15 years 11 days ago
2008
IEEE
Verification of chip multiprocessor memory systems remains challenging. While formal methods have been used to validate protocols, simulation is still the dominant method used to ...
97
Voted
FDL
2008
IEEE
15 years 2 months ago
2008
IEEE
In this paper, we propose the design methodology for communication channel templates from formal specification to RTL description. In this flow, design and verification start from...
ECMDAFA
2005
Springer
15 years 6 months ago
2005
Springer
This article presents a control flow analysis methodology based on UML 2.0 sequence diagrams (SD). In contrast to the conventional code-based control flow analysis techniques, thi...
90
Voted
DAC
2007
ACM
15 years 4 months ago
2007
ACM
This paper presents a statistical framework to cooperatively design and develop technology, product circuit, benchmarking and model early in the development stage. The statistical...