Sciweavers

392 search results - page 3 / 79
» System-level power estimation and optimization
Sort
View
112
Voted
ASPDAC
2007
ACM
81views Hardware» more  ASPDAC 2007»
15 years 7 months ago
LEAF: A System Level Leakage-Aware Floorplanner for SoCs
Abstract-- Process scaling and higher leakage power have resulted in increased power densities and elevated die temperatures. Due to the interdependence of temperature and leakage ...
Aseem Gupta, Nikil D. Dutt, Fadi J. Kurdahi, Kamal...
138
Voted
ICCD
2005
IEEE
176views Hardware» more  ICCD 2005»
16 years 8 days ago
A Formal Framework for Modeling and Analysis of System-Level Dynamic Power Management
Recent advances in Dynamic Power Management (DPM) techniques have resulted in designs that support a rich set of power management options, both at the hardware and software levels...
Shrirang M. Yardi, Karthik Channakeshava, Michael ...
RTSS
2006
IEEE
15 years 9 months ago
System-Level Energy Management for Periodic Real-Time Tasks
In this paper, we consider the system-wide energy management problem for a set of periodic real-time tasks running on a DVS-enabled processor. Our solution uses a generalized powe...
Hakan Aydin, Vinay Devadas, Dakai Zhu
114
Voted
ICCAD
2001
IEEE
86views Hardware» more  ICCAD 2001»
16 years 7 days ago
System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip
In this work, we provide a technique for efficiently exploring the configuration space of a parameterized system-on-a-chip (SOC) architecture to find all Pareto-optimal configurat...
Tony Givargis, Frank Vahid, Jörg Henkel
124
Voted
EUROMICRO
2000
IEEE
15 years 7 months ago
A Simulink(c)-Based Approach to System Level Design and Architecture Selection
We propose a design flow for low-power and low-cost, data-dominated, embedded systems which tightly integrate different technologies and architectures. We use Mathworks’ Simuli...
Luciano Lavagno, Begoña Pino, Leonardo Mari...