Sciweavers

70 search results - page 8 / 14
» Table-based polynomials for fast hardware function evaluatio...
Sort
View
ICCD
2008
IEEE
160views Hardware» more  ICCD 2008»
15 years 4 months ago
An improved micro-architecture for function approximation using piecewise quadratic interpolation
We present a new micro-architecture for evaluating functions based on piecewise quadratic interpolation. The micro-architecture consists mainly of a look-up table and two multiply...
Shai Erez, Guy Even
SIGGRAPH
2000
ACM
15 years 2 months ago
A fast relighting engine for interactive cinematic lighting design
We present new techniques for interactive cinematic lighting design of complex scenes that use procedural shaders. Deep-framebuffers are used to store the geometric and optical in...
Reid Gershbein, Pat Hanrahan
ASAP
2006
IEEE
111views Hardware» more  ASAP 2006»
15 years 3 months ago
Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions
Current microprocessor instruction set architectures are word oriented, with some subword support. Many important applications, however, can realize substantial performance benefi...
Yedidya Hilewitz, Ruby B. Lee
ISCAS
2005
IEEE
123views Hardware» more  ISCAS 2005»
15 years 3 months ago
Lower-bound estimation for multi-bitwidth scheduling
In high-level synthesis, accurate lower-bound estimation is helpful to explore the search space efficiently and to evaluate the quality of heuristic algorithms. For the lower-bound...
Junjuan Xu, Jason Cong, Xu Cheng
FPL
2008
Springer
111views Hardware» more  FPL 2008»
14 years 11 months ago
Hyperreconfigurable architectures
Dynamically reconfigurable architectures or systems are able to reconfigure their function and/or structure to suit the changing needs of a computation during run time. The increa...
Sebastian Lange, Martin Middendorf