Sciweavers

3905 search results - page 442 / 781
» Teaching Design Patterns
Sort
View
ETS
2007
IEEE
91views Hardware» more  ETS 2007»
15 years 11 months ago
PPM Reduction on Embedded Memories in System on Chip
This paper summarizes advanced test patterns designed to target dynamic and time-related faults caused by new defect mechanisms in deep-submicron memory technologies. Such tests a...
Said Hamdioui, Zaid Al-Ars, Javier Jiménez,...
ICMCS
2007
IEEE
157views Multimedia» more  ICMCS 2007»
15 years 11 months ago
A Semantic Content Analysis Model for Sports Video Based on Perception Concepts and Finite State Machines
In automatic video content analysis domain, the key challenges are how to recognize important objects and how to model the spatiotemporal relationships between them. In this paper...
Liang Bai, Songyang Lao, Gareth J. F. Jones, Alan ...
VTS
2007
IEEE
100views Hardware» more  VTS 2007»
15 years 11 months ago
Using Scan-Dump Values to Improve Functional-Diagnosis Methodology
In this paper, we identify two main bottlenecks in the functional diagnosis flow and propose new ways to overcome these. Our approach completely eliminates the “Primary Input (P...
Vishnu C. Vimjam, Enamul Amyeen, Ruifeng Guo, Srik...
132
Voted
ARC
2007
Springer
116views Hardware» more  ARC 2007»
15 years 11 months ago
Systematic Customization of On-Chip Crossbar Interconnects
Abstract. In this paper, we present a systematic design and implementation of reconfigurable interconnects on demand. The proposed on-chip interconnection network provides identic...
Jae Young Hur, Todor Stefanov, Stephan Wong, Stama...
156
Voted
DATE
2005
IEEE
118views Hardware» more  DATE 2005»
15 years 10 months ago
Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach
In this paper, we present a methodology for customized communication architecture synthesis that matches the communication requirements of the target application. This is an impor...
Ümit Y. Ogras, Radu Marculescu