Sciweavers

3340 search results - page 102 / 668
» Teaching networking hardware
Sort
View
DATE
2008
IEEE
134views Hardware» more  DATE 2008»
15 years 4 months ago
Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence
This paper presents a novel architecture for on-chip neural network training using particle swarm optimization (PSO). PSO is an evolutionary optimization algorithm with a growing ...
Amin Farmahini Farahani, Seid Mehdi Fakhraie, Saee...
DATE
2007
IEEE
133views Hardware» more  DATE 2007»
15 years 4 months ago
Butterfly and benes-based on-chip communication networks for multiprocessor turbo decoding
Several research activities have recently emerged aiming to propose multiprocessor implementations in order to achieve flexible and high throughput parallel iterative decoding. Be...
Hazem Moussa, Olivier Muller, Amer Baghdadi, Miche...
DATE
2006
IEEE
352views Hardware» more  DATE 2006»
15 years 4 months ago
Fast-prototyping using the BTnode platform
The BTnode platform is a versatile and flexible platform for functional prototyping of ad hoc and sensor networks. Based on an Atmel microcontroller, a Bluetooth radio and a low-...
Jan Beutel
ISCAS
2006
IEEE
70views Hardware» more  ISCAS 2006»
15 years 3 months ago
Power aware learning for class AB analogue VLSI neural network
—Recent research into artificial neural networks (ANN) has highlighted the potential of using compact analogue ANN hardware cores in embedded mobile devices, where power consumpt...
S. S. Modi, P. R. Wilson, A. D. Brown
MOBIHOC
2008
ACM
15 years 9 months ago
Exploring semantic interference in heterogeneous sensor networks
As the use of wireless sensor networks expands, there will be multiple, independent networks operating in the same physical space. These networks will run heterogeneous applicatio...
Laura Marie Feeney