Sciweavers

3340 search results - page 557 / 668
» Teaching networking hardware
Sort
View
ICS
1993
Tsinghua U.
15 years 10 months ago
Anatomy of a Message in the Alewife Multiprocessor
Shared-memory provides a uniform and attractive mechanism for communication. For efficiency, it is often implemented with a layer of interpretive hardware on top of a message-pas...
John Kubiatowicz, Anant Agarwal
CEC
2009
IEEE
15 years 10 months ago
A model for intrinsic artificial development featuring structural feedback and emergent growth
Abstract--A model for intrinsic artificial development is introduced in this paper. The proposed model features a novel mechanism where growth emerges, rather than being triggered ...
Martin Trefzer, Tüze Kuyucu, Julian Francis M...
DSN
2007
IEEE
15 years 10 months ago
Performability Models for Multi-Server Systems with High-Variance Repair Durations
We consider cluster systems with multiple nodes where each server is prone to run tasks at a degraded level of service due to some software or hardware fault. The cluster serves t...
Hans-Peter Schwefel, Imad Antonios
DSN
2009
IEEE
15 years 10 months ago
Processor reliability enhancement through compiler-directed register file peak temperature reduction
Each semiconductor technology generation brings us closer to the imminent processor architecture heat wall, with all its associated adverse effects on system performance and reliab...
Chengmo Yang, Alex Orailoglu
APNOMS
2006
Springer
15 years 10 months ago
End-to-End QoS Monitoring Tool Development and Performance Analysis for NGN
This paper intends to introduce the development of a terminal agent for QoS measurement that is suitable for an NGN environment, and to summarize the results of its performance tes...
ChinChol Kim, SangChul Shin, Sang Yong Ha, SunYoun...