Sciweavers

3340 search results - page 624 / 668
» Teaching networking hardware
Sort
View
CODES
2006
IEEE
15 years 1 months ago
Automatic phase detection for stochastic on-chip traffic generation
During System on Chip (SoC) design, Network on Chip (NoC) prototyping is used for adapting NoC parameters to the application running on the chip. This prototyping is currently don...
Antoine Scherrer, Antoine Fraboulet, Tanguy Risset
DRM
2006
Springer
15 years 1 months ago
Towards a secure and interoperable DRM architecture
In this paper we look at the problem of interoperability of digital rights management (DRM) systems in home networks. We introduce an intermediate module called the Domain Interop...
Gelareh Taban, Alvaro A. Cárdenas, Virgil D...
ISER
2000
Springer
88views Robotics» more  ISER 2000»
15 years 1 months ago
Design, Implementation, and Remote Operation of the Humanoid H6
Abstract: The paper describes the humanoid robot \H6", which was designed to serve as a platform for experimental research on the development of advanced humanoid-type robots....
Satoshi Kagami, Koichi Nishiwaki, James J. Kuffner...
HPCA
1995
IEEE
15 years 1 months ago
Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems
—Reducing communication latency, which is a performance bottleneck in optically interconnected multiprocessor systems, is of prominent importance. A conventional approach for est...
Chunming Qiao, Rami G. Melhem
SC
1995
ACM
15 years 1 months ago
A Performance Evaluation of the Convex SPP-1000 Scalable Shared Memory Parallel Computer
The Convex SPP-1000 is the first commercial implementation of a new generation of scalable shared memory parallel computers with full cache coherence. It employs a hierarchical s...
Thomas L. Sterling, Daniel Savarese, Peter MacNeic...