Sciweavers

4276 search results - page 67 / 856
» Techniques for Empirical Validation
Sort
View
ATS
2010
IEEE
253views Hardware» more  ATS 2010»
14 years 10 months ago
On Signal Tracing for Debugging Speedpath-Related Electrical Errors in Post-Silicon Validation
One of the most challenging problems in post-silicon validation is to identify those errors that cause prohibitive extra delay on speedpaths in the circuit under debug (CUD) and o...
Xiao Liu, Qiang Xu
GLVLSI
2006
IEEE
95views VLSI» more  GLVLSI 2006»
15 years 6 months ago
Test generation using SAT-based bounded model checking for validation of pipelined processors
Functional verification is one of the major bottlenecks in microprocessor design. Simulation-based techniques are the most widely used form of processor verification. Efficient ...
Heon-Mo Koo, Prabhat Mishra
ER
2004
Springer
139views Database» more  ER 2004»
15 years 5 months ago
A Sociological Framework for Multi-agent Systems Validation and Verification
Social and intentional behaviours appear as two main components of the agent paradigm. Methods of conventional software engineering do not seem to be appropriate to gain a full kno...
Rubén Fuentes, Jorge J. Gómez-Sanz, ...
3DPVT
2002
IEEE
15 years 4 months ago
A Model (In)Validation Approach to Gait Recognition
This paper addresses the problem of human gait recognition by applying model (in)validation techniques. The main idea is to associate to each class of gaits a nominal model and a ...
Cecilia Mazzaro, Mario Sznaier, Octavia I. Camps, ...
WSC
1998
15 years 1 months ago
Bootstrapping and Validation of Metamodels in Simulation
Bootstrapping is a resampling technique that requires less computer time than simulation does. Bootstrapping -like simulation-must be defined for each type of application. This pa...
Jack P. C. Kleijnen, A. J. Feelders, Russell C. H....