Sciweavers

77 search results - page 16 / 16
» Techniques for Region-Based Register Allocation
Sort
View
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
14 years 3 months ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...
VEE
2010
ACM
218views Virtualization» more  VEE 2010»
14 years 1 months ago
Improving compiler-runtime separation with XIR
Intense research on virtual machines has highlighted the need for flexible software architectures that allow quick evaluation of new design and implementation techniques. The inte...
Ben Titzer, Thomas Würthinger, Doug Simon, Ma...