203 search results - page 16 / 41 » Temporal Logic Verification Using Simulation |
108
click to vote
AIPS
2008
15 years 2 months ago
2008
As no plan can cover all possible contingencies, the ability to detect failures during plan execution is crucial to the robustness of any autonomous system operating in a dynamic ...
115
click to vote
GLVLSI
2007
IEEE
15 years 3 months ago
2007
IEEE
he abstract and simple computation and communication mechanism in the synchronous computational model it is easy to simulate synchronous systems and to apply formal verification m...
93
Voted
DAC
1990
ACM
15 years 3 months ago
1990
ACM
Symbolic simulation involves evaluating circuit behavior using special symbolic values to encode a range of circuit operating conditions. In one simulation run, a symbolic simulat...
ATAL
2010
Springer
15 years 25 days ago
2010
Springer
Alternating-time Temporal Logic (ATL) [1] is used to reason about strategic abilities of agents. Aiming at strategies that can realistically be implemented in software, many varia...
132
click to vote
KR
1991
Springer
15 years 3 months ago
1991
Springer
Temporal logic can be used as a programming language. If temporal formulae are represented in the form of an implication where the antecedent refers to the past, and the consequen...