1016 search results - page 85 / 204 » Test Generation for Designs with On-Chip Clock Generators |
159
click to vote
ACSC
2003
IEEE
15 years 10 months ago
2003
IEEE
Clusters of commodity machines have become a popular way of building cheap high performance parallel computers. Many of these designs rely on standard Ethernet networks as a syste...
148
click to vote
FMICS
2006
Springer
15 years 9 months ago
2006
Springer
Abstract. The design flow of systems-on-a-chip (SoCs) identifies several abstraction levels higher than the Register-Transfer-Level that constitutes the input of the synthesis tool...
125
click to vote
FPGA
2004
ACM
15 years 10 months ago
2004
ACM
Traditional metrics used to compare hardware designs include area, performance, and power. However, these metrics do not form a complete evaluation of reconfigurable hardware. For...
188
click to vote
AMOST
2007
ACM
15 years 9 months ago
2007
ACM
We have devised a novel technique to automatically generate test cases for a software system, combining black-box model-based testing with white-box parameterized unit testing. Th...
148
click to vote
ATAL
2004
Springer
15 years 10 months ago
2004
Springer
We present GAMUT1 , a suite of game generators designed for testing game-theoretic algorithms. We explain why such a generator is necessary, offer a way of visualizing relationshi...