Sciweavers

5855 search results - page 68 / 1171
» Test generation and minimization with
Sort
View
DFT
1997
IEEE
108views VLSI» more  DFT 1997»
15 years 5 months ago
Generation and Verification of Tests for Analogue Circuits Subject to Process Parameter Deviations
The paper presents a test pattern generation and fault simulation methodology for the detection of catastrophic faults in analogue circuits. The test methodology chosen for evalua...
Stephen J. Spinks, Chris D. Chalk, Ian M. Bell, Ma...
VTS
1995
IEEE
94views Hardware» more  VTS 1995»
15 years 4 months ago
Synthesis of locally exhaustive test pattern generators
Optimized locally exhaustive test pattern generators based on linear sums promise a low overhead, but have an irregular structure. The paper presents a new algorithm able to compu...
Günter Kemnitz
ICCAD
1991
IEEE
135views Hardware» more  ICCAD 1991»
15 years 4 months ago
DIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits
This paper presents an efficient algorithm for the generation of diagnostic test patterns which distinguish between two arbitrary single stuck-at faults. The algorithm is able to ...
Torsten Grüning, Udo Mahlstedt, Hartmut Koopm...
TC
2008
15 years 1 months ago
Low-Transition Test Pattern Generation for BIST-Based Applications
A low-transition test pattern generator, called the low-transition linear feedback shift register (LT-LFSR), is proposed to reduce the average and peak power of a circuit during te...
Mehrdad Nourani, Mohammad Tehranipoor, Nisar Ahmed
DAC
1999
ACM
16 years 2 months ago
A Study in Coverage-Driven Test Generation
Mike Benjamin, Daniel Geist, Alan Hartman, G&eacut...