Sciweavers

693 search results - page 23 / 139
» Test of Future System-on-Chips
Sort
View
IOLTS
2007
IEEE
120views Hardware» more  IOLTS 2007»
15 years 4 months ago
Accelerating Soft Error Rate Testing Through Pattern Selection
Soft error due to ionizing radiation is emerging as a major concern for future technologies. The measurement unit for failures due to soft errors is called Failure-In-Time (FIT) t...
Alodeep Sanyal, Kunal P. Ganeshpure, Sandip Kundu

Publication
159views
13 years 9 months ago
Evaluating the Effectiveness of Board Game Usage to Teach GSE Dynamics
When preparing students for an industrial or academic career in software engineering, educational institutions need to address the globally distributed character of the software en...
Kevin Dullemond, Ben van Gameren, Rini van Solinge...
MSS
2000
IEEE
72views Hardware» more  MSS 2000»
15 years 2 months ago
The InTENsity PowerWall: A Case Study for a Shared File System Testing Framework
The InTENsity PowerWall is a display system used for high-resolution visualization of very large volumetric data sets. The display is linked to two separate computing environments...
Alex W. Elder, Thomas Ruwart, Benjamin D. Allen, A...
VLSID
2007
IEEE
154views VLSI» more  VLSID 2007»
15 years 10 months ago
Model Based Test Generation for Microprocessor Architecture Validation
Functional validation of microprocessors is growing in complexity in current and future microprocessors. Traditionally, the different components (or validation collaterals) used i...
Sreekumar V. Kodakara, Deepak Mathaikutty, Ajit Di...
WSC
2004
14 years 11 months ago
Implementing the High Level Architecture in the Virtual Test Bed
The Virtual Test Bed (VTB) is a prototype of a virtual engineering environment to study operations of current and future space vehicles, spaceports, and ranges. The HighLevel Arch...
José A. Sepúlveda, Luis C. Rabelo, J...