Sciweavers

624 search results - page 40 / 125
» Test set compaction algorithms for combinational circuits
Sort
View
FGR
2006
IEEE
217views Biometrics» more  FGR 2006»
15 years 10 months ago
Face Recognition with Image Sets Using Hierarchically Extracted Exemplars from Appearance Manifolds
An unsupervised nonparametric approach is proposed to automatically extract representative face samples (exemplars) from a video sequence or an image set for multipleshot face rec...
Wei Fan, Dit-Yan Yeung
ISLPED
2006
ACM
140views Hardware» more  ISLPED 2006»
15 years 10 months ago
L-CBF: a low-power, fast counting bloom filter architecture
—An increasing number of architectural techniques rely on hardware counting bloom filters (CBFs) to improve upon the enegy, delay and complexity of various processor structures. ...
Elham Safi, Andreas Moshovos, Andreas G. Veneris
ISLPED
2004
ACM
169views Hardware» more  ISLPED 2004»
15 years 9 months ago
Delay optimal low-power circuit clustering for FPGAs with dual supply voltages
This paper presents a delay optimal FPGA clustering algorithm targeting low power. We assume that the configurable logic blocks of the FPGA can be programmed using either a high s...
Deming Chen, Jason Cong
IJCNN
2000
IEEE
15 years 8 months ago
Hardware Implementation of a PCA Learning Network by an Asynchronous PDM Digital Circuit
We have fabricated a PCA (Principal Component Analysis) learning network in a FPGA (Field Programmable Gate Array) by using an asynchronous PDM (Pulse Density Modulation) digital ...
Yuzo Hirai, Kuninori Nishizawa
ACL
1997
15 years 5 months ago
Combining Unsupervised Lexical Knowledge Methods for Word Sense Disambiguation
This paper presents a method to combine a set of unsupervised algorithms that can accurately disambiguate word senses in a large, completely untagged corpus. Although most of the ...
German Rigau, Jordi Atserias, Eneko Agirre