2 search results - page 1 / 1 » Testability analysis and insertion for RTL circuits based on... |
63
Voted
ICCD
1995
IEEE
15 years 2 months ago
1995
IEEE
100
Voted
DATE
1999
IEEE
15 years 3 months ago
1999
IEEE
In this paper, new and efficient BIST methodology and BIST hardware insertion algorithms are presented for RTL data paths obtained from high level synthesis. The methodology is ba...