Sciweavers

283 search results - page 13 / 57
» Testing CPU emulators
Sort
View
77
Voted
WSC
2008
15 years 2 months ago
Offline commissioning of a PLC-based control system using arena
In this paper, we address a generalized method of mapping a control system simulation model to the PLC emulator being tested using model variables and PLC tags under the offline c...
Jeffery S. Smith, Younchol Cho
77
Voted
DATE
2010
IEEE
120views Hardware» more  DATE 2010»
15 years 5 months ago
Memory testing with a RISC microcontroller
—Many systems are based on embedded microcontrollers. Applications demand for production and Power-On testing, including memory testing. Because low-end microcontrollers may not ...
A. J. van de Goor, Georgi Gaydadjiev, Said Hamdiou...
VLSI
2005
Springer
15 years 6 months ago
Combined Test Data Selection and Scheduling for Test Quality Optimization under ATE Memory Depth Constraint
1 The increasing test data volume required to ensure high test quality when testing a System-on-Chip is becoming a problem since it (the test data volume) must fit the ATE (Automa...
Erik Larsson, Stina Edbom
DATE
2007
IEEE
100views Hardware» more  DATE 2007»
15 years 7 months ago
SoC testing using LFSR reseeding, and scan-slice-based TAM optimization and test scheduling
Abstract— We present an SoC testing approach that integrates test data compression, TAM/test wrapper design, and test scheduling. An improved LFSR reseeding technique is used as ...
Zhanglei Wang, Krishnendu Chakrabarty, Seongmoon W...
123
Voted
IEEEARES
2009
IEEE
15 years 7 months ago
Methodology for Experimental ICT Industrial and Critical Infrastructure Security Tests
—The security assessment of the ICT components of critical infrastructures is nowadays a prominent problem. Risk assessment methodologies require, in order to be effective, to be...
Marcelo Masera, Igor Nai Fovino