Sciweavers

283 search results - page 19 / 57
» Testing CPU emulators
Sort
View
103
Voted
ISBI
2008
IEEE
16 years 1 months ago
Pathological image segmentation for neuroblastoma using the GPU
We present a novel use of GPUs (Graphics Processing Units) for the analysis of histopathologicalimages of neuroblastoma, a childhood cancer. Thanks to the advent of modern microsc...
Antonio Ruiz, Jun Kong, Manuel Ujaldon, Kim L. Boy...
TCAD
2002
73views more  TCAD 2002»
15 years 7 days ago
System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints
Test scheduling is an important problem in system-on-a-chip (SOC) test automation. Efficient test schedules minimize the overall system test application time, avoid test resource c...
Vikram Iyengar, Krishnendu Chakrabarty
ICWS
2010
IEEE
15 years 2 months ago
Script-Based Generation of Dynamic Testbeds for SOA
This paper addresses one of the major problems of SOA software development: the lack of support for testing complex service-oriented systems. The research community has developed v...
Lukasz Juszczyk, Schahram Dustdar
96
Voted
CORR
2010
Springer
104views Education» more  CORR 2010»
15 years 21 days ago
Heuristic approach to optimize the number of test cases for simple circuits
In this paper a new solution is proposed for testing simple stwo stage electronic circuits. It minimizes the number of tests to be performed to determine the genuinity of the circ...
S. M. Thamarai, K. Kuppusamy, T. Meyyappan
98
Voted
ISPA
2004
Springer
15 years 6 months ago
HPL Performance Prevision to Intending System Improvement
HPL is a parallel Linpack benchmark package widely adopted in massive cluster system performance test. On HPL data layout among processors, a law to determine block size NB theoret...
Wenli Zhang, Mingyu Chen, Jianping Fan