Sciweavers

283 search results - page 37 / 57
» Testing CPU emulators
Sort
View
DAC
1998
ACM
16 years 26 days ago
Robust IP Watermarking Methodologies for Physical Design
Increasingly popular reuse-based design paradigms create a pressing need for authorship enforcement techniques that protect the intellectual property rights of designers. We devel...
Andrew B. Kahng, Stefanus Mantik, Igor L. Markov, ...
GLVLSI
2009
IEEE
125views VLSI» more  GLVLSI 2009»
15 years 6 months ago
Redundant wire insertion for yield improvement
Based on the insertion of internal and external redundant wires into L-type and U-type wires, an efficient two-phase reliability-driven insertion algorithm is proposed to insert r...
Jin-Tai Yan, Zhi-Wei Chen
DATE
2006
IEEE
82views Hardware» more  DATE 2006»
15 years 6 months ago
Value-based bit ordering for energy optimization of on-chip global signal buses
In this paper, we present a technique that exploits the statistical behavior of data values transmitted on global signal buses to determine an energy-efficient ordering of bits t...
Krishnan Sundaresan, Nihar R. Mahapatra
CIG
2005
IEEE
15 years 5 months ago
Board Evaluation For The Virus Game
Abstract- The Virus Game (or simply Virus) is a turnbased two player perfect information game which is based on the growth and spread of competing viruses. This paper describes a C...
Peter I. Cowling
ICRA
2002
IEEE
108views Robotics» more  ICRA 2002»
15 years 4 months ago
Real-Time Obstacle Avoidance for Polygonal Robots with a Reduced Dynamic Window
In this paper we present an approach to obstacle avoidance and local path planning for polygonal robots. It decomposes the task into a model stage and a planning stage. The model ...
Kai Oliver Arras, Jan Persson, Nicola Tomatis, Rol...