Sciweavers

632 search results - page 109 / 127
» The Basics of Performance-Monitoring Hardware
Sort
View
ISCA
1999
IEEE
124views Hardware» more  ISCA 1999»
15 years 2 months ago
The Block-Based Trace Cache
The trace cache is a recently proposed solution to achieving high instruction fetch bandwidth by buffering and reusing dynamic instruction traces. This work presents a new block-b...
Bryan Black, Bohuslav Rychlik, John Paul Shen
MSS
1999
IEEE
99views Hardware» more  MSS 1999»
15 years 1 months ago
Clustered Multi-media NOD: Popularity-based Article Prefetching and Placement
According to the current profound development of multimedia and networking technologies, the way people communicate with, naturally, has evolved from a textoriented into a multime...
Y.-J. Kim, Tae-uk Choi, K. O. Jung, Y. K. Kang, Se...
HIPC
1999
Springer
15 years 1 months ago
Microcaches
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide ra...
David May, Dan Page, James Irwin, Henk L. Muller
75
Voted
DATE
1998
IEEE
91views Hardware» more  DATE 1998»
15 years 1 months ago
Interconnect Tuning Strategies for High-Performance Ics
Interconnect tuning is an increasingly critical degree of freedom in the physical design of high-performance VLSI systems. By interconnect tuning, we refer to the selection of lin...
Andrew B. Kahng, Sudhakar Muddu, Egino Sarto, Rahu...
ROBOCUP
1999
Springer
129views Robotics» more  ROBOCUP 1999»
15 years 1 months ago
The Ulm Sparrows 99
In RoboCup-98, sparrows team worked hard just to get both a simulation and a middle size robot team to work and to successfully participate in a major tournament. For this year, we...
Stefan Sablatnög, Stefan Enderle, Mark Dettin...