Sciweavers

632 search results - page 45 / 127
» The Basics of Performance-Monitoring Hardware
Sort
View
ACSD
2007
IEEE
136views Hardware» more  ACSD 2007»
15 years 4 months ago
Mapping Applications to Tiled Multiprocessor Embedded Systems
Modern multiprocessor embedded systems execute a large number of tasks on shared processors and handle their complex communications on shared communication networks. Traditional m...
Lothar Thiele, Iuliana Bacivarov, Wolfgang Haid, K...
DATE
2007
IEEE
105views Hardware» more  DATE 2007»
15 years 4 months ago
Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison
We propose in this paper an algorithm for off-line selection of the contents of on-chip memories. The algorithm supports two types of on-chip memories, namely locked caches and sc...
Isabelle Puaut, Christophe Pais
DATE
2007
IEEE
136views Hardware» more  DATE 2007»
15 years 4 months ago
Compositional specification of behavioral semantics
An emerging common trend in model-based design of embedded software and systems is the adoption of Domain-Specific Modeling Languages (DSMLs). While syntax metamodeling enables th...
Kai Chen 0003, Janos Sztipanovits, Sandeep Neema
ISCA
2007
IEEE
126views Hardware» more  ISCA 2007»
15 years 4 months ago
Comparing memory systems for chip multiprocessors
There are two basic models for the on-chip memory in CMP systems: hardware-managed coherent caches and software-managed streaming memory. This paper performs a direct comparison o...
Jacob Leverich, Hideho Arakida, Alex Solomatnikov,...
SBACPAD
2007
IEEE
121views Hardware» more  SBACPAD 2007»
15 years 4 months ago
DTA-C: A Decoupled multi-Threaded Architecture for CMP Systems
One way to exploit Thread Level Parallelism (TLP) is to use architectures that implement novel multithreaded execution models, like Scheduled DataFlow (SDF). This latter model pro...
Roberto Giorgi, Zdravko Popovic, Nikola Puzovic