535 search results - page 13 / 107 » The Cache Performance and Optimizations of Blocked Algorithm... |
SIGGRAPH
1999
ACM
15 years 4 months ago
1999
ACM
Bus traffic between the graphics subsystem and memory can become a bottleneck when rendering geometrically complex meshes. In this paper, we investigate the use of vertex caching...
183
Voted
LCPC
2005
Springer
15 years 5 months ago
2005
Springer
Abstract. Data copy is an important compiler optimization which dynamically rearranges the layout of arrays by copying their elements into local buffers. Traditionally, array copy...
SIAMCOMP
2000
14 years 11 months ago
2000
ct Consider an arbitrary program P which is to be executed on a computer with two alternative cache memories. The rst cache has k sets and u blocks in each set, this is denoted a ...
98
Voted
HIPEAC
2005
Springer
15 years 5 months ago
2005
Springer
Abstract. High end routers are targeted at providing worst case throughput guarantees over latency. Caches on the other hand are meant to help latency not throughput in a tradition...
113
click to vote
DAC
2012
ACM
13 years 2 months ago
2012
ACM
Caches play an important role in embedded systems by bridging the performance gap between high speed processors and slow memory. At the same time, caches introduce imprecision in ...