Sciweavers

535 search results - page 26 / 107
» The Cache Performance and Optimizations of Blocked Algorithm...
Sort
View
ISCAS
2006
IEEE
163views Hardware» more  ISCAS 2006»
15 years 5 months ago
ASIC hardware implementation of the IDEA NXT encryption algorithm
— Symmetric-key block ciphers are often used to provide data confidentiality with low complexity, especially in the case of dedicated hardware implementations. IDEA NXT is a nov...
Marco Macchetti, Wenyu Chen
CORR
2007
Springer
78views Education» more  CORR 2007»
14 years 11 months ago
Power Allocation for Discrete-Input Non-Ergodic Block-Fading Channels
Abstract— We consider power allocation algorithms for fixedrate transmission over Nakagami-m non-ergodic block-fading channels with perfect transmitter and receiver channel stat...
Khoa D. Nguyen, Albert Guillen i Fabregas, Lars K....
104
Voted
ISCA
2010
IEEE
236views Hardware» more  ISCA 2010»
15 years 4 months ago
Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors
Next generation tiled microarchitectures are going to be limited by off-chip misses and by on-chip network usage. Furthermore, these platforms will run an heterogeneous mix of ap...
Enric Herrero, José González, Ramon ...
IDEAS
2003
IEEE
117views Database» more  IDEAS 2003»
15 years 5 months ago
A Multi-Resolution Block Storage Model for Database Design
We propose a new storage model called MBSM (Multiresolution Block Storage Model) for laying out tables on disks. MBSM is intended to speed up operations such as scans that are typ...
Jingren Zhou, Kenneth A. Ross
MICRO
2007
IEEE
129views Hardware» more  MICRO 2007»
15 years 6 months ago
A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy
Current on-chip block-centric memory hierarchies exploit access patterns at the fine-grain scale of small blocks. Several recently proposed techniques for coherence traffic reduct...
Jason Zebchuk, Elham Safi, Andreas Moshovos