Sciweavers

535 search results - page 66 / 107
» The Cache Performance and Optimizations of Blocked Algorithm...
Sort
View
ASPLOS
2006
ACM
15 years 3 months ago
Tradeoffs in fine-grained heap memory protection
Different uses of memory protection schemes have different needs in terms of granularity. For example, heap security can benefit from chunk separation (by using protected "pa...
Jianli Shen, Guru Venkataramani, Milos Prvulovic
ASPDAC
2012
ACM
253views Hardware» more  ASPDAC 2012»
13 years 9 months ago
An integrated and automated memory optimization flow for FPGA behavioral synthesis
Behavioral synthesis tools have made significant progress in compiling high-level programs into register-transfer level (RTL) specifications. But manually rewriting code is still ...
Yuxin Wang, Peng Zhang, Xu Cheng, Jason Cong
ISPDC
2010
IEEE
15 years 10 days ago
Resource-Aware Compiler Prefetching for Many-Cores
—Super-scalar, out-of-order processors that can have tens of read and write requests in the execution window place significant demands on Memory Level Parallelism (MLP). Multi- ...
George C. Caragea, Alexandros Tzannes, Fuat Keceli...
SIMPRA
2008
125views more  SIMPRA 2008»
15 years 1 months ago
Identification of Wiener models using optimal local linear models
The Wiener model is a versatile nonlinear block oriented model structure for miscellaneous applications. In this paper a method for identifying the parameters of such a model usin...
Martin Kozek, Sabina Sinanovic
120
Voted
MASCOTS
2008
15 years 3 months ago
Optimizing Galois Field Arithmetic for Diverse Processor Architectures and Applications
Galois field implementations are central to the design of many reliable and secure systems, with many systems implementing them in software. The two most common Galois field opera...
Kevin M. Greenan, Ethan L. Miller, Thomas J. E. Sc...