Sciweavers

535 search results - page 83 / 107
» The Cache Performance and Optimizations of Blocked Algorithm...
Sort
View
ICASSP
2007
IEEE
15 years 8 months ago
All-Clear Image Based Synthesis using Clarity Degree
Image based rendering (IBR) usually produces severe artifacts, typically blur and ghost, for objects not located on the focal plane. To obtain an all clear result, previous works ...
Xun Cao, Su Xue, Qionghai Dai
106
Voted
DAIS
2003
15 years 3 months ago
Planning for Network-Aware Paths
Communication in distributed applications across a wide area network needs to cope with heterogenous and constantly changing network conditions. A promising approach to address thi...
Xiaodong Fu, Vijay Karamcheti
129
Voted
CHES
2003
Springer
146views Cryptology» more  CHES 2003»
15 years 5 months ago
Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs
Abstract. Performance evaluation of the Advanced Encryption Standard candidates has led to intensive study of both hardware and software implementations. However, although plentifu...
François-Xavier Standaert, Gaël Rouvro...
CASES
2003
ACM
15 years 7 months ago
Encryption overhead in embedded systems and sensor network nodes: modeling and analysis
Recent research in sensor networks has raised issues of security for small embedded devices. Security concerns are motivated by the deployment of a large number of sensory devices...
Ramnath Venugopalan, Prasanth Ganesan, Pushkin Ped...
113
Voted
CGO
2004
IEEE
15 years 5 months ago
Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors
Pre-execution techniques have received much attention as an effective way of prefetching cache blocks to tolerate the everincreasing memory latency. A number of pre-execution tech...
Dongkeun Kim, Shih-Wei Liao, Perry H. Wang, Juan d...