Sciweavers

535 search results - page 89 / 107
» The Cache Performance and Optimizations of Blocked Algorithm...
Sort
View
VLDB
2002
ACM
108views Database» more  VLDB 2002»
15 years 1 months ago
Generic Database Cost Models for Hierarchical Memory Systems
Accurate prediction of operator execution time is a prerequisite for database query optimization. Although extensively studied for conventional disk-based DBMSs, cost modeling in ...
Stefan Manegold, Peter A. Boncz, Martin L. Kersten
IEEEPACT
2002
IEEE
15 years 6 months ago
Increasing and Detecting Memory Address Congruence
A static memory reference exhibits a unique property when its dynamic memory addresses are congruent with respect to some non-trivial modulus. Extraction of this congruence inform...
Samuel Larsen, Emmett Witchel, Saman P. Amarasingh...
ICCD
1999
IEEE
110views Hardware» more  ICCD 1999»
15 years 6 months ago
TriMedia CPU64 Architecture
We present a new VLIW core as a successor to the TriMedia TM1000. The processor is targeted for embedded use in media-processing devices like DTVs and set-top boxes. Intended as a...
Jos T. J. van Eijndhoven, Kees A. Vissers, Evert-J...
CC
2002
Springer
117views System Software» more  CC 2002»
15 years 1 months ago
Online Subpath Profiling
We present an efficient online subpath profiling algorithm, OSP, that reports hot subpaths executed by a program in a given run. The hot subpaths can start at arbitrary basic block...
David Oren, Yossi Matias, Shmuel Sagiv
IEEEPACT
2007
IEEE
15 years 8 months ago
A Flexible Heterogeneous Multi-Core Architecture
Multi-core processors naturally exploit thread-level parallelism (TLP). However, extracting instruction-level parallelism (ILP) from individual applications or threads is still a ...
Miquel Pericàs, Adrián Cristal, Fran...